
PIC24FJ128GA010 FAMILY
DS39747F-page 100
2005-2012 Microchip Technology Inc.
bit 5
LOCK:
1
= PLL module is in lock or PLL module start-up timer is satisfied
0
= PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4
Unimplemented:
Read as ‘0’
bit 3
CF:
Clock Fail Detect bit
1
= FSCM has detected a clock failure
0
= No clock failure has been detected
bit 2
Unimplemented:
Read as ‘0’
bit 1
SOSCEN:
32 kHz Secondary Oscillator (SOSC) Enable bit
1
= Enable secondary oscillator
0
= Disable secondary oscillator
bit 0
OSWEN:
Oscillator Switch Enable bit
1
= Initiate an oscillator switch to clock source specified by NOSC<2:0> bits
0
= Oscillator switch is complete
REGISTER 8-1:
OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)
Note 1:
Reset values for these bits are determined by the FNOSC Configuration bits.
2:
Also resets to ‘0’ during any valid clock switch or whenever a non-PLL Clock mode is selected.